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I Single-Pass Memory System Evaluation For Multiprogramming Workloads
!
I Abstract
Modern memory systems are composed of levels of cache memories, a virtual mem-
ory system, and a backing store. Varying more than a few design parameters and
I measuring performance systems traditionally constrained by the
the of such has be
high cost of simulation. Models of cache performance recently introduced reduce the
cost simulation but at the expense c" accuracy of performance prediction. Stack-based
I predict performance accurately using one pass over the trace for all cache
methods
sizes, but these techniques have been linfited to fully-associative organizations. This
paper presents a stack-based method of evaluating the performance of cache memories
t model for the miss ratio. Unlike theusing recurrence/conflict
a previous work, perfor-
mance of realistic cache designs, such as direct-mapped caches, are predicted by the
method. The method also includes a new approach to the problem of the effects of
I multiprogramming, new technique separates the individual
This the characteristics of
program from that of the workload. The recurrence/conflict method is shown to be
practical, general, and powerful by comparing its performance to that of a popular
t traditional cache simulator. The authors that the of such tool will
expect availability a
have a large impact on future architectural studies of memory systems.
!
1 Introduction
!
Because of the role they play in the design of cost-effective memory system_, cache memories
I have occupied a special place in research into computer architecture. In 1986, Smith compiled
I a bibliography of 380 papers on the topic covering fifteen years of research [1]. A majority of
these papers have focused on the performance evaluation for the design of c_.che memories.!
Some papers have evaluated cache performance as compared to other alternatives [2, .3]. In
I either case, cache design and evaluation is largely an empirical procedure. A benchmark
I set is selected and it is used to evaluate the cache performance for a design space. The
performance evaluation technique of preference has been simulation. However, simulation is
I costly, limiting the .4esign space and the number of benchmarks the designer can consider.
I Two directions have been undertaken in the literature into alternate cache performance
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evaluation methods. An analytical approach was introduced by Denning in [4]. A recent J
example of an analytical approach is presented by Agarwal, et. al. [5] and has been used for I
design space exploration by Przybylski et. al. [6].
B
An alternative to an an_iy'Jcal model is a hybrid approach described collectively one- I
pass or stack algorithms. These were introduced by Mattson et. al. in [7]. They function I
by exploiting properties of stacking replacement policies to evaluate all fully-associative !
cache sizes in one pass over the trace. A recent example of the evolution of these ideas is
in Thompson and Smith [8], where one-pass algorithms are presented for fully-associative t
_ buffers for realistic policy decisions such as write back and sector mapping. Traiger and II
Slutz [9] present a method that addresses various levels of set associativities and block
am
sizes in one pass, but the amount of collected information required to reconstruct the cache I
performance is large. Due to this large storage requirement, their technique is impractical. I
Even when using the trusted simulation techniques for evaluation of cache memories, the !
issue of approximating operating system effects is troublesome. Multiprogramming has the
_m
effect of partially- or completely flushing a buffer at arbitrary instances during execution.
One approach to this problem used in [10] was to systematically flush the cache at fixed I
I
intervals. Using this technique, the designer can randomly insert context switches into a
simulation, but to get stable results requires increasing significantly the number of simu-
lations. Also, it has been shown that assuming fixed context switching intervals is overly
optimistic [11, 12]. Another approach is to estimate the cache performance using cold-start
miss ratios, but an assumption of no-saved context after a context switch has been shown to
not be true for large caches [12, 10]. Combining several reference streams into a stochastically
merged stream solves this problem, but at the cost introducing workload choice (e,g., sets
2
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I of benchmarks) into the evaluation problem [13]. Lastly, none of these approaches consider
I separately the voluntary context switching that occurs when a program makes a request of
the operating system.!
This paper presents the recurrence/conflict method of evaluating the performance for
I fully-associative, set-associative and direct mapped cache organizations for all cache and
I block sizes exactly using one pass over the trace. This method is based on the work of
Mattson et. al., Traiger and Slutz, and Thompson and Smith, but alter3 the statistics col-
I lected to accommodate a new model for miss ratio calculation [7, 8, 9]. This model for the
I miss ratio reduces substantially the traditional storage requirements of the collected infor-
mation, making the method practical. A portion of the, information collected can be used to!
reconstruct multiprogramming effects due to both voluntary and involuntary (preemptive)
I context switching. Preemption frequency and partial flushes of the buffer are parameter-
i ized to separate workload considerations from bencbmark considerations. To evaluate the
method's practicality, the run time of its implementation is compared against a popular
I traditional cache simulator. Results from a set of benchmarks are presented to demonstrate
I the method's operation.
I 2 A Method for Memory System Evaluation
I A cache memory is a familiar concept. The dimension of a cache can be expressed as a three-
I tuple, (C, B, S), for a cache of size 2c byte_, with block size 2s blocks, and 2s blocks for each
associativity set Note that C >_B + S. For example, a cache of dimep_ion (10, 6, 1) is a 1KB
I direct-mapped cache with a block size of 64 bytes. A cache of dimension (21, 10, tl) is of
I size 2MB with 1KB-length blocks and it is fully-associative (such a cache models a modern
1990017242-007
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virtual memory system). The notation (C, B, co) is an abbreviation for fully-associative I
caches (5' = C - B). I
Common metrics of cache performance are miss ratios and traffic ratios. One method of
m
calculating the miss ratio, p, is to count the number of instances that a miss occurred in N I
references. This number is the miss count, M, and the miss ratio is then, I
M
(1) I
The traffic ratio, a, a measure of the traffic on the memory bus generated by the cache, can I
be expressed as a = 2Bp. II
2.1 The recurrence/conflict model IIll
Because the traffic ratio is derived from the miss ratio and the block size, the miss ratio
suffices to characterize the performance of a cache memory. One method of calculating p is
to use Equation 1. Another method of calculation is based on the observation that all hits
occur due to recurring references. For example, consider the following string of references:
RefL ce number 1 2 3 4 5 6 7 8
Address 10G 101 102 103 102 191 104 101
References to addresses 100, 103, and 104 occur only once and result in a miss regardless
_., of the cache organization. References to 101 and 102 occur more than once and hence _
have potential for a hit, dependent upon the cache organization. Such references are called
recurring references, and there are three of them in the example (references 5, 6, and 8). The
references between recurring references are termed the intervening references. For example,
4
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I references 3, 4 and 5 are the intervening references between the first recurring reference to
I address 101. There is a chance that for a given cache organization the intervening references
will remove the recurring reference from the cache, resulting in a miss instead of a hit. Such a
I situation is termed a conflict. If there are R instances of recurring references and K instances
I of conflicts, the miss ratio can be expressed as,
I p=l R-KY (2)
I This expression is termed the recurrence/conflict model for the miss ratio.
i The method of calculating the miss ratio for a large class of cache organizations accurately
is based on the recurrence/conflict model. The method involves the calculation of two arrays,
I r[B] and a[C, B, S], using one pass over the reference string. An algorithm to perform these
I computations is presented in Figures 1 and 2. The procedure, recurrence_conflict (a), is
applied in-turn to each referenced address. The array stack[B] is an array of stacks managed
I bytheroutinespush(.),topofstack(.),depth(.),andrepush(.).The itemskepton astack
I areaddresses.Notethetwofunctions,zero_out.2sb(.)and count_trailing.zeros(.)The
functionzero_out_Isb(a,B)returnsa withB leastsignificantbitssetto zero(i.e.,the
I
blockaddressofaddressa).The functioncount_trailing.zeros(.)returnsthenumber of
I trailing zeros in the binary representation of a number. The algorithm explores a predefined
I maximum design space, delimited by the parameters C_, Bm,_, and ,$'m_- Also, a special
column is maintained in _:[C][B][ S']for conflicts in fully-associative caches, _[C, B, ¢o]. Note
I that any conflict that occurs in a cache of size (C, B, S), also occurs in a cache of size
I (C - I,B,S). The while loopofprocedureprocess_cycle(Figure2)implementsth,s
observation.The missratiofora cacheofdimension(c,b,s)canbecalculatedfromr[B]and!
5
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recurrence_conflict(a, voluntary_cs): I
begin
N_N + I i
for B_-0 to Bm_ do |
begin
block_addr_zero_ovt..l sb(a, B) m
ifon_stack(stack[B],block_addr)then
d_depth(stack[B],block.addr)
process_cycle(B,d, block_addr) •
repush(atack[B],block_addr)
else
push (stack[B],block_addr) I
end i
¢s_coung(block.addr)_--I
unmark_volunt ary_cs (block_ddr) I
if voluntary.cs then sark_voluntary.cs(block.addr)
end
end I
Figure 1: Driver routine for the recurrence/conflict algorithm.
[q[BIF1using Equation 3.
1 Cffi.ffi
p(c,b,s)-1- _ (r[b]-_ g[j,b,s]). (3) -
j_arC
Sincetherecurrence/conflictalgorithmisbasedon theLRU stackalgorithmpresentedby
Mattson, et. al. in [7], it is of complexity O(N lg N) on average. The space storage required
for the resulting r[B] and sIC, B, S] is B,,,_ + (Cm_ + 1) x (Bm_ + 1) x (Sm_ + 2) + 1
words(typically,a C languagelong).Also,two arrays,MI[C][B][S]end Mv[C][B][S]are
calculatedtoaccountformultiprogramming(seeSection2.2below).Hence,fora design
spaceofsizeCm_ - 31 (2GB),Bm_ ---12(IKB),end Sin,- 3 (upto8 ways,end fully
associativity), the space storage requirements are approximately 6K words. This allows the
statistics to be readily stored as a disk file. Since the arrays tend to be sparse., the disk file
issmallerthanthisupperbound,inpractice.
6
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process_cycle(B, d, block_addr):
begin
| fiB] .-. fiB] + 1
if top_of_stack(stack[B]) - block_addr then return
Let a E stack[B] and depth(stack[B],a) = d - 1
cs_count (a) *-- cs_count (a) +cs_cotmt (blockaddr)if marked_voluntary-cs (_lock_addr) the:, mark_voluntary_cs (a)
num unique _ 0
l _ 0cs points
voluntary cs _- false
for a E stack[B] and depth(stack[B],a)< d do
begin
dist,-cotmt_trailing.zeros([o - . .ockaddr[)
• p[d£st]_--p[dist] + I| max_dist *-- max(max_dis%dist)
hUm_unique _-- nua_unique + i
I if marked_voluntary_cs(block.addr) then voluntary_cs _- trueca points _- cs_points + cs count(a)
end
: _ Ft_achesize_ Llgnum_uniqueJ
1 if FA_cachesize > Cm_ then FA_cachesize ._- Cmax
_[FA_cachesize, B, c¢] _-- _[FA_cachesize, B, oo] + 1
1 Mt[Fa_achesize][E]{S]_--M,[ZA_achesize][L][S]+ cs.poiats
1 dist+-m_x.dist
l sum+-O
for S_0 to S._ do
i begin while dirt >_ 0 and sum < 2 do
begin
I sua.--s_+ p[dist]dist.--dist - 1
end
I Cmin, conf _-- 0if sua > i then
Cmin,conf_---dist + S + 1i
.1 + 1
end
M,[Cmi.,con/l[O][Sl.-M,[Cmi.,co.ll[SllS ]+ c,,_,ints
1 if voltmtaty e-s then Mvtc...,co..vltSltSl.-,,tc., .,co./ltBltS]+ I
i_-2 x i
I end end
I Figure 2: The process.cycle procedure to calculater[8] and _[C, 8, S_.
7
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2.2 Multipr-)gramrning effects I
Estimating the effects of multiprogramming on cache performance is a well-known prob- 1
lem [10]. Several techniques have been employed to approximate these effects. The ,.old I
miss ratio vs. warm miss ratio technique was examined by Easton in [12, 14]. Ex_.mples
of statistical approaches can be found in [11, 13]. This paper presents a method based on I
the recurrence/conflict model. Multiprograxnming is divided into two categories: voluntary I
context switching and involuntary context switching. These categories _e explained below.
I
Voluntary context switching
I
A process performs a voluntary context switch when the continuation of its execution depends
on a system service which may take a long time to finish. The frequency and timing of a I
voluntarycontextswitchissolelyacharacteristicofthebenchmark.The numberofprocesses I
executedbeforea processretarnsfroma contextswitchis,however,a functionofthesystem
J
loadand theoperatingsystemschedulingpolicy.Forexample,theworkingsetofa process'
may have been purged from the cache before it re-enters the run state after a context switch. I
This results in a degraded cache performance as compared to an ideal execution of the same I
benchmark without _,nv context switching.
There are two pieces of information that are associated with context switching. One is I
the number of potential victirr_, defined as the number of non-conflicting recurring references I
which may be converted from a hit to a miss. This iniormation is a function of the benchmark
and the cache dimension. The method presented in this paper provides this information I
exactly. However, the fraction of the potential victims which are actually convert _ to mist's I
is a function of the system's load and the operating system's scheduling policy. Hence, thi_
8
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I fractionismodeledasa parameter,_.The designercanvarytheparametervaluebetween
I 0% and 100%toexaminethechangesindesigndecisionsbasedon informationcollectedin
on_yonepass.Thisfeaturedist:.ng_lishesthismethodfrommostofthepreviousoneswhere
I
varyingthisparameterequires_ re-simulation.
I The totalnumberofpotentia!_rdCtimsofallvoluntarycontextswitchesisme_.,uredusing
i the recurrence/conflict methc 1. E_.ch volcutary context switch point is marked in the trace,
- and the potential victims of this coLtext switch point are identified as those non-conflicting
I recurring refm-enc_s which occur acr)ss the context switch poir_t. Th':s is implemented by
I marking references that occur !r:_mediately before voluntary context switch points.
The array, Mv[C][B][S], is used to record the number of potential vict'ms of voluntary
!
context s_';tching. The method of updating My[-] is included in Figure 2. If Mv[c][b][8] is
I equal to n at the eng o_ the execution, it indicates that for all caches (d, b, s), c' >_c, n of
i all';hehitscanb_,potenti.dlyconvertedtomissesdue tovoluntarycontextswitches.Given
a p_rcentageofpreservedcontextacrosscontextswitches,_,one canexpect_ofind_n of
theb.!tsobe convertedtomisses.The missratiofora cacheofdimension(c,b,s)inthe
I presence of voluntary context switching becomes,
I p(c,b s)= 1-"N _R[b]- J=¢_g[jj[b][S] -_ j_=oMv[j][b][s]) . (4)
I Involuntary context switch
I Involuntarycontextswitchingoccursduetoexternalevents uchastimer-implementedpre-
emptionand I/O deviceinterrupts.The frequencyand occurranceofinvoluntarycontext
I =switchingis a function of the system load and the operating system's scheduling policy, but
I nota characteristicoftheprogram.Therefore,itisassumedthatan involuntary_'ontext
1990017242-013
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switch has an equal probability of occurring after any reference. With this assumption, the I
recurrence/conflict method derives the average number of potential victims, VI, due to each I
m
involuntary context switch. A parameter, Q, is defined as the effective quantum (average
I
preemptioninterval).Hence,N/Q isthetotalnumberofinvoluntarycontextswitchese_- I
pectedfortheentirereferencestring.Therefore,thetotalnumberofhitsthatareconve-ted I
tomissesis(_NVI)/Q.Like_,onecanvaryQ overanarbitraryrangetoobservetheimpact
of involuntary context switching frequency on the design decisions.
To derive the average number of potential victims due to each involuntary context switch,
one can sum the number of potential victims for all possible switching points in the reference
string and divide this sum by the number of possible switch points (N). This is given in the
following formula,
Vl= _ _(allswitchingpoints)Number ofpotentialvictimsfora switchpoint . (5)
By exchangingtherolesofth_contextswitchesand thepotentialvictims,Equation5 can
berewritter_inthefollowingform,
i
(E(allpotentialvictims)Number ofswitchingpointsaffectingpotentialvictim).vt=
(6)
Equati¢,n6 fitsnaturallyintotherecurrence/conflictmethod.
Due tothelargenumber ofcontextswitchingpointsinvolved,a counter,ca_count(.),is
keptforeachelementon thestack.Eachtimea new stackelementiscreated,thiscounter
issetto I. When a recurringreferenceisprocessed,thecontextswitchingcountofits
stackelementisaccumulatedintothatoftheelementaboveitbeforeitispromotedtothe
topofthestack.Inthisway,allthereferencesoriginallybelowtheelementwillseethe
1O
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I same number of context switching points above them. The context switching count of the
I promoted element then is reset to one. (See Figures 1 and 2.)
The array, Mt[C][B][S], is used to record the total number of potential victims of all!
involuntary context switching points. If Ml[c] [b][s] is equal to n at the end of the execution,
I it indicates that for all caches (d, b, s), d >_c, n of all the kits will potentially be converted
I to misses due involuntary contex_ switching. The average number of potential victims per
involuntary context switch for a cache of configuration (c, b, s) is,
I 1 c
M,[jl[b][s]. (7)V, = -_ .ffi!
The miss ratio for a cache of configuration (c, b, s) under multiprogramming is expressed in
I Equation 8.
p(c,b,s)---1- _ _,R[b]- _ g_][b][S]- _ Mv[i][b][s]- _ (8)jf¢ j=0
I 2.3 Trace collection
I A method of collecting the trace of a benchmark program is to annotate executable with
I special probe instructions. As these probes are executed, local-scope dynamic behavior is
recorded. Such a method is termed, keyhole ezperimentation, to emphasize that it is a dy-!
namic dual of retargetable _peephole" techniques used for local optimization [15]. Keyhole
I ezperimentation has been used to generate profiles of the programs' behavior, although the
I potential for more than just profile information gathering exists. The keyhole probes can
be placed by the compiler (e.g., GPROF [16]), the assembler (e.g., TRAPEDS [17]), or a
I separate object-code modifier (e.g., PIXIE [18]). Using keyhole experimentation at the com-
I pilerlevelisofgreatestusetoarchitects,sincethecompilerpossessesinformationaboutthe
| 11
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program'sdataand instructionstructurebeforeoptimization.The AichitectsWorkbench I
(CARA), created by Flynn at Stanford [19], is one such tool. The System Parameter lnde- I
pendent Keyhole Experimenter (SPIKE) is a compiler-independent tool similar to CARA,
constructedbytheauthors.The currentversionofSPIKE hasbeenfittedintotheGNU CC
compiler [201,since GNU CC is capable of producing code for a variety of architectures. I
3 Experimental results I
The success of a cache performance evaluation method depends on its practicality. To
Table 1: The benchmark set.
Benchmark No. referencesDescription
"' grep 4.1M The grepprogramfromUnix,used
fora searchthrough/usr/dict/worcls
tex 2.7M The TEX typesetter,usingthe'TripTeX'
diagnosticnput
yacc 722K The LALR(1) parser_generator from Unix,
I ,_withthe grammar from make) as input
investigatethepracticalityoftherecurrence/conflictmethod,a setofbenchmarkprograms
was compiledfortheMC68020 and theirinstructionreferencebehaviorwas instrumented
usingSPIKE. The benchmarksaresummarizedinTable1.
The run timefortherecurrence/conflictmethod was comparedagainstDineroIll,a
reliablepublic-domaincachesimulatorconstructedby Mark Hill.Theseresultsarepresented
inTable2.The minutesof(user-mode)run timewerecollectedforeachbenchmarkusing
an unloadedSun 3/280.Note thatMthough texhad approximately1.2M lessreferences
thangrep,ittooklongertorun. Thisisdue tothenatureofstackalgorithms:theless
localitypresentina program,thelargertheaveragestackdepth.The worstslowdownwas
12
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Table 2: Running time versus Dinero III.
I .... Time Average
.....Recurrence/ Dinero III ratio
I Benchmark Conflict model (21,4,oo) (21,4,0j XCM/Dinerogrep h38 0:21 0:2 [ " 4.8
tex 4:35 0:17 0:16 16
I yacc 0:53 0:03 0:03 18
I by a factor of 18. However, given tLat the design space explored contained approximately
I 31 x 10 x 5 = 1500 cache dimensions for each level in the memory system's hierarchy, the
recurrence/confict model has a great advantage over conventional simulation.
I Since rex had the most interesting locality, results of the miss ratio for rex are presented
I in Figure 3. Set associativity is represented as a solid line for S = 0, a dotted line for S = 2,
and a dashed line for S = oo. (Because of its high performance, S = oo is only visible in the
I graph of B = 3.) After the execution of the recurrence/conflict method, the time required
I to generate the entire set of miss ratios for Figure 3 was under a second of user time. As
i many points as feasible were checked using Dinero, and all agreed with 100% accuracy.
To see the effects of multiprogramming, tez was evaluated assuming B = 3, for _ =
I 100%, 90%, 80% and Q = 100,1000. The results are presented in Figure 4. Unfortunately,
I voluntary context switching information is not yet available in SPIKE at the time of this
writing. Therefore, only the results of involuntary context switching were evaluated. The
I results are presented as the difference between miss ratios of uniprogramming and of mul-
l tiprogramming (Ap). Note that the preemption interval dominated for Q = 1000, whereas
i the percentage of flushed context (_) had a large effect for Q = 100. This implies that, for
tez, beyond a certain Q saved context has little bearing on instruction cache performance.
I
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Figure3:Mirsratiosforfezforvario_tscachedimensions.
14
m
I
1990017242-018
I
I
I
I
= 100%,Q = 100 _ = 90%,Q = 100 _ = 80%,Q = 100
I
I Ap Ap Apo,o5- o.o5- 0,05-
I ' /
I 0 'J I i 0 '/ i i 0 t i0 i0 20 30 0 I0 20 30 0 i0 20 30
C C C
I _ = 100%,Q = 1000 _ = 90%,Q = 1000 _ = 80%, ¢ = 1000
, tI 0.1 0. i - 0.1 -
i Ap Ap Ap0.05 - 0.05 - 0.05 -
I o _, , o-_--::- o _I I
I 0 I0 20 30 0 I0 20 30 0 I0 20 30C C C
I Figure 4: Multiprograrnming miss ratios for rex.
!
!
I 15
1990017242-019
4 Conclusions
This paper has presented a method to evaluate efficiently a very large design space for
cache memories. When used to evaluate cache hierarchies satisfying the inclusion property
(see [21]), an entire memory system can be evaluated in one pass. Although the algo-
rithm presented omitted the issues of write-back and sector-mapping for brevity, the stack
algorithm extensions of Thc:npson and Smith axe compatible with the recurrence/conflict
method [8]. Hence, the method is general. The method was shown to be efficient and hence
profitable to use.
The recurrence/conflict method is applicable to both design and architectural research.
Combined with design criteria such as described in [6], there is the potential of an automated
memory system design process. Since it evaluates a large memory system design space in
one pass, techniques for architectural studies into other interacting system tradeoffs can
be simplified and broadened in scope. Hence, there are a large number of future research
directions possible using the recurrence/conflict method.
The inclusion of context switching effects into the method is an advance of previous
work as it cleanly seperates the behavior of the benchmarks from the multiprogrammed
performance characteristics they exhibit. Previous approaches involved measuring snapshots
of actual multiprograrnming and using these traces for cache simulation. Such approaches
are restricted to phenomenological conclusions since the mix of executing processes and
the interprocess timings are not adjustable after measurement. This illustrates a powerful
feature of the recurrence/conflict model of the miss ratio: external effects that degrade cache
performance, such as context switching or coherence protocol invalidations, can be modeled
16
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!
I as additional types of conficts, thereby isolating the performance of different design tradeoffs.
I [For interested parties, _ stable version of the tool written in portable C is freely available
from the authors.]
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Addendum I
This report was preseuted for review to the International Symposium on Computer Archi- I
tecture Program Committee in November of 1989. In December of 1989, Mark Hill and I
Alan Smith published an article in IEEE Transactians on Computers, entitled, "Evaluating
associativity in CPU caches" (see [22]). Although Hill and Smith did not m_e '.h_ dis- I
tinction between recurrences and conflicts, the presented algorithm is similar to the RCM I
method. Since it is common in Science for two distinct research groups to discover an idea,
and common also for each group to have different insight, this report is being made available I
to present our insights into stack-based memory hierarchy analysis. The material in this I
report discussing evaluation of multiprogramming effects (context switching) is our own and I
not present in the Hill and Smith paper.
- T. M. Conte and W. W. Hwu, March, 1990 I
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